Skip to content Skip to main navigation Report an accessibility issue

Publications


Book Chapters:


  1. A. Aziz, S. K. Thirumala, D. Wang, S. George, X. Li, S. Datta, V. Narayanan and S. K. Gupta, “Sensing in Ferroelectric Memories and Flip-Flops”, In: Ghosh S. (eds) ‘Sensing of Non-Volatile Memory Demystified’; Springer Nature, 2019. DOI: https://doi.org/10.1007/978-3-319-97347-0_3
  2. X. Li, M. S. Kim, S. George, A. Aziz, M. Jerry, N. Shukla, J. Sampson, S. Gupta, S. Datta, and V. Narayanan, “Emerging Steep-Slope Devices and Circuits: Opportunities and Challenges”, In: Topaloglu, Rasit O., Wong, H.-S. Philip (eds) ‘Beyond-CMOS Technologies for Next Generation Computer Design’; Springer, Cham, 2019. DOI: 10.1007/978-3-319-90385-9_6

Patents:


  1. S. K. Gupta, A. Aziz, N. Shukla, S. Datta, X. Li, V. Narayanan, U.S. Patent # US10839880B2, November 2020.
  2. S. K. Gupta, A. Aziz, N. Shukla, S. Datta, X. Li, V. Narayanan, U.S. Patent # US20170352394A1, December 2017.

Journal Articles:


  1. S. Alam, M. S. Hossain, and A. Aziz, “A cryogenic memory array based on superconducting memristor”, in Applied Physics Letters, 119, 082602 (2021), Aug. 2021. [Editor’s Pick]
  2. M. Z. Baten, S. Alam, B. Sikder, and A. Aziz, “III-Nitride Light-Emitting Devices”, in Photonics, 8(10), 430, Oct. 2021.
  3. A. Zeumault, S. Alam, Z. Wood, R. J. Weiss, A. Aziz, and G. Rose, “TCAD Modeling of Resistive-Switching of HfO2 Memristors: Efficient Device-Circuit Co-Design for Neuromorphic Systems”, in Frontiers in Nanotechnology, Oct. 2021. doi: 10.3389/fnano.2021.734121.
  4. S. Alam, M. S. Hossain and A. Aziz, “A non-volatile cryogenic random-access memory based on the quantum anomalous Hall effect”, in Scientific Reports, vol. 11, issue 1, no. 7892, Apr. 2021.
  5. S. Alam, M. A. Jahangir and A. Aziz, “A Compact Model for Superconductor-Insulator-Superconductor (SIS) Josephson Junction”, in IEEE Electron Device Letters, vol. 41, no. 8, pp. 1249-1252, Aug. 2020.
  6. Z. Shen, S. R. Srinivasa, A. Aziz, S. Datta, V. Narayanan and S. K. Gupta, “SRAMs and DRAMs with Separate Read-Write Ports Augmented by Phase Transition Materials”, in IEEE Transactions on Electron Devices, vol. 66, no. 2, pp. 929-937, Feb. 2019.
  7. A. Aziz and S. K. Gupta, “Threshold Switch Augmented STT MRAM: Design Space Analysis and Device-Circuit Co-Design,” in IEEE Transactions on Electron Devices, vol. 65, no. 12, Dec. 2018.
  8. X. Li, S. George, Y. Liang, K. Ma, K. Ni, A. Aziz, S. K. Gupta, J. Sampson, M. F. Chang, Y. Liu, H. Yang, S. Datta and V. Narayanan, “Lowering Area Overheads for FeFET-Based Energy-Efficient Nonvolatile Flip-Flops“, in IEEE Transactions on Electron Devices, vol. 65, no. 6, June 2018.
  9. S. George, X. Li, M. J. Liao, K. Ma, S. Srinivasa, K. Mohan, A. Aziz, J. Sampson, S. K. Gupta and V. Narayanan, “Symmetric 2-D-Memory Access to Multidimensional Data“, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 6, pp. 1040-1050, June 2018.
  10. A. Aziz, N. Shukla, S. Datta and S. K. Gupta, “Steep Switching Hybrid Phase Transition FETs (Hyper-FET) for Low Power Applications: A Device-Circuit Co-design Perspective-Part I”, in IEEE Transactions on Electron Devices, vol. 64, no. 3, pp. 1350-1357, March 2017.
  11. A. Aziz, N. Shukla, S. Datta and S. K. Gupta, “Steep Switching Hybrid Phase Transition FETs (Hyper-FET) for Low Power Applications: A Device-Circuit Co-design Perspective-Part II”, in IEEE Transactions on Electron Devices, vol. 64, no. 3, pp. 1358-1365, March 2017.
  12. S. Gupta, M. Steiner, A. Aziz, V. Narayanan, S. Datta and S. K. Gupta, “Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic“, in IEEE Transactions on Electron Devices, vol. 64, no. 8, Aug. 2017.
  13. X. Li, S. George, K. Ma, W. Y. Tsai, A. Aziz, J. Sampson, S. Gupta, M. F. Chang, Y. Liu, S. Datta and V. Narayanan, “Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops”, in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 11, Nov. 2017.
  14. X. Li, J. Sampson, A. Khan, K. Ma, S. George, A. Aziz, S. Gupta, S. Salahuddin, M. F. Chang, S. Datta and V. Narayanan, “Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET”, in IEEE Transactions on Electron Devices, vol. 64, no. 8, pp. 3452-3458, Aug. 2017.
  15. A. Aziz, N. Jao, S. Datta and S. K. Gupta, “Analysis of Functional Oxide Based Selectors for Cross-Point Memories”, in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 12, pp. 2222-2235, Dec. 2016.
  16. S. Srinivasa, A. Aziz, N. Shukla, X. Li, J. Sampson, S. Datta, J.P. Kulkarni, V. Narayanan, S.K. Gupta, “Correlated Material Enhanced SRAMs With Robust Low Power Operation“, in IEEE Transactions on Electron Devices, vol. 63, no. 12, pp. 4744-4752, Dec. 2016.
  17. A. Aziz, S. Ghosh, S. Datta and S. K. Gupta, “Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors“, in IEEE Electron Device Letters, vol. 37, no. 6, pp. 805-808, June 2016.
  18. A. Aziz and S. K. Gupta, “Hybrid Multiplexing (HYM) for Read- and Area-Optimized MRAMs With Separate Read-Write Paths“, in IEEE Transactions on Nanotechnology, vol. 15, no. 3, May 2016.
  19. N. Shukla, A. V. Thathachary, A. Agrawal, H. Paik, A. Aziz, D. G. Schlom, S. K. Gupta, R. E. Herbert and S. Datta, “A steep-slope transistor based on abrupt electronic phase transition”, Nature Communications, vol. 6, Article number: 7812, Aug. 2015.
  20. M. S. Hossain, S. Khan, A. Aziz, M. Rahman and M. A. Arafat, “Effect of Gate Dielectric on Ballistic Transport of Cylindrical Carbon Nanotube MOSFET”, in ECS Transactions, vol. 53, no. 1, 2013.
  21. M. S. Hossain, S.U.Z. Khan, A. Aziz, M. A. Arafat, Q.D.M. Khosru, “Size Dependent Transport of Surrounding Gate Carbon Nanotube Field Effect Transistor”, in ECS Journal of Solid State Science and Technology, vol. 2, no. 9, M23-M27, June 2013.

Conference Papers:


  1. S. Alam, N. Amin, S. K. Gupta and A. Aziz, “Monte Carlo Variation Analysis of NCFET-based 6-T SRAM: Design Opportunities and Trade-offs”, Proceedings of the 2021 Great Lakes Symposium on VLSI (GLSVLSI), Virtual Conference, USA, 2021
  2. A. Aziz and K. Roy, “Insulator-Metal Transition Material Based Artificial Neurons: A Design Perspective”, 21stInternational Symp. on Quality Electronic Design (ISQED), Santa Clara, CA, 2020
  3. A. Aziz, R. Engel-Herbert, S. K. Gupta and N. Shukla, “A Three-Terminal Edge-Triggered Mott Switch“, 2018 76th Device Research Conference (DRC), Santa Barbara, CA, 2018, pp. 1-2.
  4. A. Aziz, N. Shukla, A. Seabaugh, S. Datta and S. Gupta, “Cockcroft-Walton Multiplier based on Unipolar Ag/HfO2/Pt Threshold Switch“, 2018 76th Device Research Conference (DRC), Santa Barbara, CA, 2018, pp. 1-2.
  5. A. Aziz, E. T. Breyer, A. Chen, X. Chen, S. Datta, S. K. Gupta, M. Hoffmann, X. S. Hu, A. Lonescu, M. Jerry, T. Mikolajick, H. Mulaosmanovic, K. Ni, M. Niemier, I. O’Connor, A. Saha, S. Slesazeck, S. K. Thirumala and X. Yin, “Computing with ferroelectric FETs: Devices, models, systems, and applications“, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 2018, pp. 1289-1298.
  6. M. Jerry*, A. Aziz*, K. Ni, S. Datta, S. K. Gupta and N. Shukla, “A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications”, IEEE Symposium on VLSI Tech. & Circuits, Hawaii, USA, 2018. [* Equal Contribution]
  7. A. Aziz, N. Jao, S. Datta, V. Narayanan and S. K. Gupta, “A computationally efficient compact model for leakage in cross-point array“, 2017 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Kamakura, Japan, 2017, pp. 141-144.
  8. A. Aziz and S. K. Gupta, “Read-enhanced spin memories augmented by phase transition materials“, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA, 2017, pp. 993-996. [Invited]
  9. A. Aziz, X. Li, N. Shukla, S. Datta, M. F. Chang, V. Narayanan and S. K. Gupta, “Low power current sense amplifier based on phase transition material“, 2017 75th Annual Device Research Conference (DRC), South Bend, IN, USA, 2017, pp. 1-2.
  10. Z. Krivokapic, A. Aziz, D. Song, U. Rana, R. Galatage and S. Banna, “NCFET: Opportunities & challenges for advanced technology nodes,” 2017 Fifth Berkeley Symposium on Energy Efficient Electronic Systems & Steep Transistors Workshop (E3S), Berkeley, CA, USA, 2017, pp. 1-3.
  11. Z. Krivokapic, U. Rana, R. Galatage, A. Razavieh, A. Aziz, J. Liu, J. Shi, H. J. Kim, R. Sporer, C. Serrao, A. Busquet, P. Polakowski, J. Muller, W. Kleemeier, A. Jacob, D. Brown, A. Knorr, R. Carter and S. Banna, “14nm Ferroelectric FinFET Technology with Steep Subthreshold Slope for Ultra Low Power Applications”, 2017 IEEE Intl. Electron Devices Meeting (IEDM), CA, USA, 2017.
  12. P. Sharma, K. Tapily, A. K. Saha, J. Zhang, A. Shaughnessy, A. Aziz, G. Snider, S. Gupta, R. D. Clark and S. Datta, “Impact of total and partial dipole switching on the switching slope of gate-last negative capacitance FETs with ferroelectric hafnium zirconium oxide gate stack”,  2017 Symposium on VLSI Technology, Kyoto, Japan, 2017, pp. T154-T155.
  13. S. K. Gupta, D. Wang, S. George, A. Aziz, X. Li, S. Datta and V. Narayanan, “Harnessing Ferroelectrics for Non-volatile Memories and Logic”, International Symposium on Quality Electronic Design, 2017, Santa Clara, CA, USA. [Invited]
  14. S. George, A. Aziz, X. Li, M. S. Kim, J. Sampson, S. Datta, S. K. Gupta, V. Narayanan, “Device –Circuit Co Design of FEFET Based Logic for Low Voltage Processors”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016, USA.
  15. A. Aziz, S. Ghosh, S. K. Gupta and S. Datta, “Polarization charge and coercive field dependent performance of negative capacitance FETs“, 2016 74th Annual Device Research Conference, 2016.
  16. J. Frougier, N. Shukla, D. Deng, M. Jerry, A. Aziz, L. Liu, G. Lavallee, T. S. Mayer, S. Gupta and S. Datta, “Phase-transition-FET Exhibiting Steep Switching Slope of 8mV/decade and 36% Enhanced ON Current”, 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, 2016, pp. 1-2.
  17. N. Shukla, B. Grisafe, R. K. Ghosh, N. Jao, A. Aziz, J. Frougier, M. Jerry, S. Sonde, S. Rouvimov, T. Orlova, S. Gupta and S. Datta, “Ag/HfO2 based Threshold Switch with Extreme Non-Linearity for Unipolar Cross-Point Memory and Steep-slope Phase-FETs”, 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2016, pp. 34.6.1-34.6.4.
  18. S. k. Gupta, A. Aziz, N. Shukla and S. Datta, et al, “On the Potential of Correlated Materials in the Design of Spin-based Cross-point Memories (Invited)”, IEEE International Symposium on Circuits and Systems (ISCAS), 2016, Montreal, Canada.
  19. S. George, K. Ma, A. Aziz, X. Li, A. Khan, S. Salahuddin, M. F. Chang, S. Datta, J. Sampson, S. Gupta and V. Narayanan, “Nonvolatile Memory Design Based on Ferroelectric FETs”, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, 2016, pp. 1-6.
  20. D. Wang, S. George, A. Aziz, S. Datta, V. Narayanan and S. K. Gupta, “Ferroelectric Transistor Based Non-Volatile Flip-Flop”, International Symposium on Low Power Electronics and Design (ISLPED), 2016, San Francisco, USA.
  21. A. Aziz, N. Shukla, S. Datta and S. K. Gupta, “Implication of hysteretic selector device on the biasing scheme of a cross-point memory array“, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Washington, DC, 2015, pp. 425-428.
  22. A. Aziz, N. Shukla, S. Datta and S. K. Gupta, “COAST: Correlated material assisted STT MRAMs for optimized read operation“, Intl. Sym. on Low Power Electronics and Design (ISLPED), 2015.
  23. A. Aziz, N. Shukla, S. Datta and S. K. Gupta, “Read optimized MRAM with separate read-write paths based on concerted operation of magnetic tunnel junction with correlated material,” 2015 73rd Annual Device Research Conference (DRC), Columbus, OH, 2015, pp. 43-44.
  24. A. Aziz, W. Cane-Wissing, M. S. Kim, S. Datta, V. Narayanan and S. K. Gupta, “Single-Ended and Differential MRAMs Based on Spin Hall Effect: A Layout-Aware Design Perspective,” 2015 IEEE Computer Society Annual Symposium on VLSI, Montpellier, 2015, pp. 333-338.
  25. S. George, A. Aziz, X. Li, J. Sampson, S. Datta, S. Gupta and V. Narayanan, “NCFET based logic for energy harvesting systems”, SRC TECHCON, Austin, TX, USA, September 2015.
  26. M. W. Rahman, M. Uddin, A. Aziz, T. Mustofa, Z. H. Mahmood, T. Soga and S. M. Mominuzzaman, “Characterization of electrodeposited multiwall carbon nanotube films on silicon substrates,” 8th International Conference on Electrical and Computer Engineering, Dhaka, 2014, pp. 373-376.
  27. M. W. Rahman, M. S. Hossain, A. Aziz and F. M. Mohammedy, “Prospect of decentralized hybrid power generation in Bangladesh using biomass, solar PV & wind,” 2014 3rd International Conference on the Developments in Renewable Energy Technology (ICDRET), Dhaka, 2014, pp. 1-6.
  28. M. S. Hossain, S. Khan, A. Aziz and M. W. Rahman, “Effect of temperature on ballistic transport of cylindrical (10, 0) CNTFET,” 2013 IEEE International Conference of Electron Devices and Solid-state Circuits, Hong Kong, 2013, pp. 1-2.
  29. M. S. Hossain, A. M. Kabir, P. Mazumder, A. Aziz, M. Hassan and M. Z. Baten, “Long distance appliance control using mobile Short Messaging Service and internet in parallel,” 2012 International Conference on Informatics, Electronics & Vision (ICIEV), Dhaka, 2012, pp. 281-285.
  30. M. S. Hossain, A. M. Kabir, P. Mazumder, A. Aziz, M. Hassan, M. A. Islam and P. K. Saha, “Design and Development of an Y4 Copter Control System,” 2012 UKSim 14th International Conference on Computer Modelling and Simulation, Cambridge, UK, 2012, pp. 251-256.
  31. A. Aziz and M. S. Hossain, “Inherent Inter-vehicle Signaling Using Radio Frequency and Infra-red Communication“, 2012 UKSim 14th International Conference on Computer Modelling and Simulation, Cambridge, UK, 2012, pp. 211-215.